Follow
The new 3D NAND systems will make computers smaller and faster. After units of their future 3D NAND items were spotted at the CES tech event, Micron has offered some information regarding the flash storage and their ideas for it.
Many of these are a summary of news that was previously announced, but there is some new stuff and better understanding of their strategy in the long run. The whole flash storage industry has moved towards the improvement of the recent 3D NAND systems as an the alternative for NAND flash products.
Samsung followed a competitive plan and experienced some amazing achievements with the V-NAND labeled 3D NAND, even if it was not a trouble-free conversion. Micron was more traditional both in technological innovation and in presentation, but they want to bring a powerful opponent in the industry later these months.
Micron’s first gen 3D NAND comes in the shape of 256 Gb MLC and 384 Gb dies, compared with the 128 Gb 16-nm TLC and MLC. At an advanced stage, the die could be portioned into four individual segments, in comparison to only two planes for the majority of competitive NAND.
The 480 GB drive having using a four-plane 256 Gb dies will acquire roughly the same quantity of parallelism like the 480 GB drive with two-plane 128 Gb dies. This means that the potential tech leap will not carry the efficiency falls that have ruined some NAND size reductions.
The key growth that permits Micron to create four-plane dies without bolstering their dimensions and prices comparative to a two-plane competitor is that they have padded much of its essential extra circuits under a 3D flash range, instead of putting them on the side.
Micron states that their new style places more than 70% of the processes, with elements such as address decoding or page buffering, under its flash storage. It does not make the extra segmentation of a four-plane style totally free, but allows for a very affordable efficiency built.
This is planar CMOS system, not any type of 3D and placed logic; it just has some steel interconnect levels with the flash memory stacked on top. On a compact scale, 3D NAND units will include a page dimension of 16 kB and remove block dimensions of 16 MB for MLC or 24 MB for TLC.
Since CPUs and file systems are still mainly working with 4 kB sections, Micron has added an incomplete page ability that allows a 4 kB read a bit quicker and with around 50 percent the energy of a complete 16 kB page read.
Image source: Regmedia
